Pour la documentation en FRANÇAIS, utilisez l’outil de traduction de votre navigateur Chrome, Edge ou Safari. Voir un exemple.

This Hardware Configuration has been archived and should not be used in new projects. Please contact OPAL-RT Support for more information.

Specifications

IO Capabilities

This configuration requires the following FPGA boards and adapter modules. Please refer to the linked product page for additional information.

Quantity

FPGA Board

FlexRIO Adapter Module
1PXIe-7868R-
1

PXIe-7971R

NI 5742R
1

PXIe-7976R

NI 6581B


PXIe-7976R

Setup

In this configuration, the NI PXIe-7976R is used with the NI 6581B FlexRIO Adapter Module. Please refer to NI 6581B product page for additional information.

IO Type

Details

Digital Input54 CH, 100MHz, 3.3V TTL (Connector 0 and 1)

Refer to 7976R+6581B IO Assignation [eHSx128_Dual_PMSM_VDQ_IO_7976R] to see the IO assignment.

Modeling Capabilities

This configuration includes a pre-compiled firmware/bitfile which contains the following features:

Features

Additional Information

1x eHSx128 Solver

User-defined mapping to Circuit Sources available:

  • CPU (VeriStand)
  • Sinewaves
  • PMSM VDQ

User-defined mapping to Circuit Switches available:

  • CPU (VeriStand)
  • PWMs
  • SPWMs
  • Digital Inputs
2x PMSM Variable Parameter Solver

Each machine supports two modes: Constant Parameter and Variable Parameter. In constant parameter mode, Ld, Lq, and flux is constant. In variable parameter mode, a user can configure the solver to such that Ld, Lq, and flux varies according to Id and Iq.

Refer to the PMSM BLDC Section for more information.

PXIe-7971R

Setup

In this configuration, the NI PXIe-7971R is used with the NI 5742R FlexRIO Adapter Module. Please refer to NI 5742R product page for additional information.

IO Type

Details

Analog Output

32 CH, 1MS\s, 16-bit

User-defined mapping to Analog Outputs available with tunable Gain, Offset, and Min/Max Saturation.

  • Measurements
  • Sinewaves
  • CPU (VeriStand)
  • PMSM VDQ

Refer to 7971R+5742R IO Assignation [eHSx128_Dual_PMSM_VDQ_IO_7976R] to see the IO assignment.

Modeling Capabilities

This configuration includes a pre-compiled firmware/bitfile which contains the following features:

Features

Additional Information

32x Sinewave Generators
16x PWM Generators
12x Sinusoidal PWM Generators
Analog Output Mapping and Rescaling
32x Waveform Acquisition Channels

PXIe-7868R

IO Type

Details

Analog Input

6 CH, 1MS\s, 16-bit, +/- 10V Input Signal Range, Differential

Tunable Gain, Offset, and Min/Max Saturation

Analog Output

18 CH, 1MS\s, 16-bit

User-defined mapping to Analog Outputs available with tunable Gain, Offset, and Min/Max Saturation.

  • CPU (VeriStand)
  • Resolvers
Digital Input32 CH, 80MHz, 3.3V TTL (Connector 1)
Digital Output

16, 10MHz, 3.3V TTL (Connector 0)

User-defined mapping to Digital Outputs available with tunable Polarity.

  • CPU (VeriStand)
  • Encoders
  • Hall Effect Sensors

Refer to 7868 IO Assignation [eHSx128_Dual_PMSM_VDQ_IO_7976R] to see the IO assignment.

Modeling Capabilities

This configuration includes a pre-compiled firmware/bitfile which contains the following features:

Features

Additional Information

1x Resolver/motor

PMSM 1 excitation signal is connected to AI0

PMSM 2 excitation signal is connected to AI1

1x Encoder/motorAssignable to any DO port
1x Hall Effect Sensor/motorAssignable to any DO port
Analog Output Mapping and Rescaling

  • No labels