

# 5.7 Configuring the Waveforms of the Simulation

In our user interface, we would like to display some of the signals and measurements generated on the FPGA during the simulation. To stream signals from the FPGA at a rate faster than that of the CPU execution, we can assign certain VeriStand channels to the **Waveform Acquisition** engines.

- In the Configuration Tree, expand **Circuit Model >> Waveforms**. Notice that 32 Waveform channels are available to be mapped to different signal sources.
- Click **Waveforms** to open the configuration page.
- Map VeriStand Channel signals to the Waveform channels as shown below. The data from these channels will be streamed at the **Sample Rate (S/s)** specified at the bottom of the window.
- Click **Save**.

	Source	Element
WVF00 Circuit Model 1.Y04	Measurements	Circuit Model 1.Y04 Vdc
WVF01 Circuit Model 1.Y05	Measurements	Circuit Model 1.Y05 Ia
WVF02 Circuit Model 1.Y06	Measurements	Circuit Model 1.Y06 Ib
WVF03 Circuit Model 1.Y07	Measurements	Circuit Model 1.Y07 Ic
WVF04 Circuit Model 1.Y08	Measurements	Circuit Model 1.Y08 Vab
WVF05 Circuit Model 1.Y09	Measurements	Circuit Model 1.Y09 Vbc
WVF06 Circuit Model 1.Y10	Measurements	Circuit Model 1.Y10 Vca
WVF07 SCIM 1.Stator Direc	Machines	SCIM 1.Stator Direct Current (A)
WVF08 SCIM 1.Stator Quad	Machines	SCIM 1.Stator Quadratic Current (A)
WVF09 SCIM 1.Stator Direc	Machines	SCIM 1.Stator Direct Voltage (V)
WVF10 SCIM 1.Stator Quad	Machines	SCIM 1.Stator Quadratic Voltage (V)
WVF11		
WVF12		
WVF13		

Sample Rate (S/s)

1000

