Excerpt |
---|
In our user interface, we would like to display some of the signals and measurements generated on the FPGA during the simulation. To stream signals from the FPGA at a rate faster than that of the CPU execution, we can assign certain VeriStand channels to the Waveform Acquisition engines.
|
Page History
Overview
Content Tools